Autors: Bogdanov, L. V., R. Ivanov.
Title: A Cycle-accurate Template Microprocessor Model of a Von Neumann Architecture Based on SystemC
Keywords: cycle-accurate simulation; deeply-embedded; instruction set

Abstract: The paper presents different aspects of the creation of a cycle-accurate, pipeline-accurate, single-issue, von Neumann microprocessor model that can be used as a template to model any existing microarchitecture. The goal of this development is simplicity and modularity so that any embedded developer could create a model out of the instruction timings given in the datasheet. The model is created as a separate entity to allow for code reuse and support for many families and subfamilies of microcontrollers.


  1. D. Patterson, J. Hennessy, 2014, Computer Organization and Design: The hardware/software interface, , 2014, <Elsevier>, Elsevier
  2. P. Machanick, 2001, Computer Architecture: a qualitative overview of Hennessy and Patterson, online, 2001, <unpublished>, unpublished
  3. J. Silc, T. Ungerer, B. Robic, 1999, A survey of new research directions in microprocessors, , 1999, <Microprocessors and Microsystems 24, pp.175-190>,
  4. J. Smith, G. Sohi, 1995, The Microarchitecture of Superscalar Processors, , 1995, <Proceedings of the IEEE, Vol. 83, Issue 12>, IEEE
  5. D. Bhandarkar, 1997, RISC versus CISC: A Tale of Two Chips, , 1997, <ACM SIGARCH Computer Architecture News, Vol. 25, Issue 1, pp.1-12>, IEEE
  6. R. Espasa, M. Valero, J. Smith, 1998, Vector Architectures: Past, Present and Future, , 1998, <ICS '98: Proceedings of the 12th international conference on Supercomputing, pp.425-432>, IEEE
  7. Open RISC Technology, 1997, R4300i Microprocessor, e-book, online, , <>, Дата на последен преглед (Last accessed on): 10.02.2022
  8. M. Tremblay, D. Greenlay, K. Normoyle, 1995, The Design of the Microarchitecture of UltraSPARC-I, , 1995, <Proceedings of the IEEE, Vol. 83, Issue 12>, IEEE
  9. J. Parcerisa, J. Sahuquillo, A. Gonzalez, J. Duato, 2005, On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures, , 2005, <IEEE Transactions on Parallel and Distributed Systems, Vol. 16, Issue 2>, IEEE
  10. A. Martin, A. Lines, R. Manohar, M. Nystrom, P. Penzes, R. Southworth, U. Cummings, T. Lee, 1997, The Design of an Asynchronous MIPS R3000 Microprocessor, , 1997, <Proc. Seventeenth Conference on Advanced Research in VLSI>, IEEE
  11. A. Lines, 2007, The Vortex: A Superscalar Asynchronous Processor, , 2007, <13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07),>,
  12. V. Kulkarni, G. Udupi, 2017, A Simplified Software Energy Consumption Estimation for Embedded System, , 2017, <Journal of Embedded Systems, Vol. 4, No. 1, 7-12>,
  13. D. Brooks, P. Bose, S. Schuster, H. Jacobson, P. Kudva, A. Buyuktosunoglu, J. Wellman, V. Zyuban, M. Gupta, P. Cook, 2000, Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors, , 2000, <IEEE Micro, Vol. 20, Issue 6>, IEEE
  14. I. Delgado-Lozano, M. Martínez-Rodríguez, A. Bakas, B. Brumley, A. Michalas, 2021, Attestation Waves: Platform Trust via Remote Power Analysis, , 2021, <CANS 2021: Cryptology and Network Security, pp.460–482>,


XXXI International Scientific Conference Electronics (ET), pp. 1-6, 2022, Bulgaria, DOI 10.1109/ET55967.2022.9920276

Copyright IEEE

Full text of the publication

Вид: публикация в национален форум, публикация в реферирано издание, индексирана в Scopus