Autors: Stoyanov, S. I., Marinova, M. P., Kakanakov, N. R.
Title: Security Interface for Execution Control from a Tightly Coupled Security Core
Keywords: cryptoprocessors, information security, security, security coprocessors

Abstract: Preserving critical data, preventing unauthorized access, and securing communication are aspects of information security. Implementing them as hardware is more reliable than software. There are various hardware solutions that suggest using a separate computational unit, which is capable of providing various security enhancements. This article describes a heterogeneous security architecture with a tightly coupled security core to the CPU. A security interface that allows direct control and monitoring of the security core over the CPU is proposed. In the article analysis of how the interface interacts with the controlled and monitored CPU is done. This analysis explains the benefits and why for certain aspects, control is implemented seeking performance, while for others, using less logic.

References

  1. Confidentiality, Integrity, and Availability: The CIA Triad, Washington University in St. Louis Available online: https://informationsecurity.wustl.edu/items/confidentiality-integrity-and-availability-the-cia-triad/ (accessed on 21 February 2026)
  2. Mukhopadhyay D. Chakraborty R.S. Hardware Security: Design, Threats and Safeguards CRC Press Boca Raton, FL, USA 2014 9781439895832
  3. ‘There’s a Hole in the Boot’, Eclypsium, 29 July 2020 Available online: https://eclypsium.com/blog/theres-a-hole-in-the-boot/ (accessed on 21 February 2026)
  4. Ayan A. Ahmed B.S. IoT Anomaly Detection Methods and Applications: A Survey Internet Things 2022 19 100568 10.1016/j.iot.2022.100568
  5. Ljubuncic I. Chapter 6—Getting Very Geeky—Application and Kernel Cores, Kernel Debugger Problem-Solving in High Performance Computing Morgan Kaufmann San Francisco, CA, USA 2015 137 210
  6. Li J. Luo X. Lei H. Cheng J. TEEm: Supporting Large Memory for Trusted Applications in ARM TrustZone IEEE Access 2024 12 108584 108596 10.1109/ACCESS.2024.3431231
  7. Furtak J. Cryptographic Keys Generating and Renewing System for IoT Network Nodes—A Concept Sensors 2020 20 5012 10.3390/s20175012 32899380
  8. Al-Meer A. Al-Kuwari S. Physical Unclonable Functions (PUF) for IoT Devices ACM Comput. Surv. 2023 55 1 31 10.1145/3591464
  9. Klimushyn P. Solianyk T. Mozhaiev O. Gnusov Y. Manzhai O. Svitlychny V. Crypto-Resistant Methods and Random Number Generators in Internet of Things (IoT) Devices Innov. Technol. Sci. Solut. Ind. 2022 2 22 34 10.30837/ITSSI.2022.20.022
  10. Smith S.W. Palmer E.R. Weingart S. Using a high-performance, programmable secure coprocessor Financial Cryptography; Lecture Notes in Computer Science Hirchfeld R. Springer Berlin/Heidelberg, Germany 1998 Volume 1465 10.1007/BFb0055474
  11. Stoyanov S. Kakanakov N. Marinova M. Survey on Hardware Components Providing Information Security AIP Conf. Proc. 2025 3274 040007 10.1063/5.0258854
  12. Boubakri M. Zouari B. A Survey of RISC-V Secure Enclaves and Trusted Execution Environments Electronics 2025 14 4171 10.3390/electronics14214171
  13. Unterguggenberger M. Security Co-Processors, Digital System Integration and Programming. Graz University of Technology, 25 November 2020 Available online: https://www.isec.tugraz.at/wp-content/uploads/2020/07/security_co_processors.pdf (accessed on 21 February 2026)
  14. Kakoulli E. Zacharioudakis L. Survey on Cryptoprocessors Advances and Technological Trends Proceedings of the Third International Conference on Innovations in Computing Research (ICR’24) Athens, Greece 12–14 August 2024
  15. Sau S. Haj-Yahya J. Wong M.M. Lam K.Y. Chattopadhyay A. Survey of Secure Processors Proceedings of the 2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) Pythagorion, Greece 17–20 July 2017 253 260 10.1109/SAMOS.2017.8344637
  16. Stoyanov S. Kakanakov N. Marinova M. FPGA Prototyping of Heterogeneous Security Architecture for Educational Purposes Eng. Proc. 2025 100 18 10.3390/engproc2025100018
  17. Ma K.M. Le D.H. Pham C.K. Hoang T.T. Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA Future Internet 2023 15 186 10.3390/fi15050186
  18. Uzuner H. Kavun E.B. NLU-V: A Family of Instruction Set Extensions for Efficient Symmetric Cryptography on RISC-V Cryptography 2024 8 9 10.3390/cryptography8010009
  19. Kieu-Do-Nguyen B. Nguyen K.D. Dang T.K. Pham-Quoc C. Tran N.T. Pham C.K. Hoang T.T. A Trusted Execution Environment RISC-V System-on-Chip Compatible with Transport Layer Security 1.3 Electronics 2024 13 2508 10.3390/electronics13132508
  20. Le VT D. Tran TH Y. Le DH A. Vu T.H. Pham H.L. RVCP: High-Efficiency RISC-V Co-Processor for Security Applications in IoT and Server Systems Proceedings of the International Conference on Advanced Technologies for Communications (ATC) Ho Chi Minh, Vietnam 17–19 October 2024 602 607 10.1109/ATC63255.2024.10908294
  21. Le D.H.A. Le V.T.D. Ho V.A. Nguyen V.T. Pham H.L. Tran V.D. Vu T.H. Nakashima Y. High-Efficiency RISC-V-Based Cryptographic Coprocessor for Security Applications Proceedings of the 21st International SoC Design Conference (ISOCC) Sapporo, Japan 19–22 August 2024 10.1109/ISOCC62682.2024.10762017
  22. Niu H. Habault G. Ung H.Q. Legaspi R. Li Z. Wang Y. Zeng D. Vizcarra J. Taya M. Exploring Multi-Modal LLMs for Time Series Anomaly Detection Comput. Sci. Math. Forum 2025 11 22 10.3390/cmsf2025011022
  23. Agarwal Y. Raghunathan V. SecuPilot: A Security Coprocessor-Integrated Platform for Autonomous UAV Security ACM Trans. Embed. Comput. Syst. 2025 24 1 25 10.1145/3762642
  24. Trusted Platform Module (TPM) Summary. Trusted Computing Group, 24 September 2008 Available online: https://trustedcomputinggroup.org/resource/trusted-platform-module-tpm-summary/ (accessed on 21 February 2026)
  25. IBM IBM PCIe Cryptographic Coprocessor Available online: https://www.ibm.com/products/pcie-cryptographic-coprocessor (accessed on 21 February 2026)
  26. Protecting Data at Rest with Rambus Root of Trust and Root of Security IP. Rambus Available online: https://www.rambus.com/security/root-of-trust/ (accessed on 21 February 2026)
  27. TI Processor Security Texas Instruments Available online: https://dev.ti.com/tirex/explore/node?node=A__Ac0doA9XaM.34MPJrMhXQ__AM64-ACADEMY__WI1KRXP__LATEST (accessed on 21 February 2026)
  28. Design and Implementation of a Hardened Cryptographic Coprocessor for a RISC-V 128-Bit Core. Codasip, 26 March 2025 Available online: https://codasip.com/2025/03/26/design-and-implementation-of-a-hardened-cryptographic-coprocessor/ (accessed on 21 February 2026)
  29. PUFcc: An Essential Crypto Coprocessor for RISC-V’, PUFSecurity, 16 September 2021 Available online: https://www.pufsecurity.com/document/pufcc-an-essential-secure-coprocessor-for-risc-v/ (accessed on 21 February 2026)
  30. Li X. Tyagi A. Cross-World Covert Channel on ARM Trustzone through PMU Sensors 2022 22 7354 10.3390/s22197354
  31. Stoyanov S. Kakanakov N. Marinova M. Secure Heterogeneous Architecture Based on RISC-V and Root-of-Trust Proceedings of the ACM International Conference Proceeding Series (CompSysTech ’23) Ruse, Bulgaria 16–17 June 2023 19 23 10.1145/3606305.3606312

Issue

Applied Sciences (Switzerland), vol. 16, pp. 2387, 2026, Switzerland, https://doi.org/10.3390/app16052387

Вид: статия в списание, публикация в издание с импакт фактор, публикация в реферирано издание, индексирана в Scopus