Autors: Stoyanov, S. I., Kakanakov, N. R., Marinova, M. P.
Title: FPGA Prototyping of Heterogeneous Security Architecture for Educational Purposes †
Keywords: computer architectures, education, FPGA, hardware design, RISC-V, security

Abstract: Modern day hardware design is heavily focused on software simulations and verification. ASIC design is complex, and its abstraction may lead to losing motivation to develop knowledge and skills in the field. It is also very costly and inaccessible outside the industry, especially on a larger scale. FPGAs are devices which are affordable and allow unexperienced people, like students, to have an accessible and observable starting point in hardware development. On the other hand, protocol standards and devices nowadays are so complex that one will need to spend years to understand and feel comfortable dealing with corporate methodologies, environments and development process. One of the still evolving, recently developed ISA for example, RISC-V, is a broad area to learn. Often the fastest and in-depth way to learn is by observation, getting familiar with accessible yet challenging design and making modifications to and experimenting with such platforms.

References

  1. Stoyanov S. Kakanakov N. Marinova M. Survey on Hardware Components Providing Information Security AIP Conf. Proc. 2025 3274 040007 10.1063/5.0258854
  2. Peters M.S. Eppinger S.D. Faster and Faster: Automating the Hardware Engineering Process DS 130: Proceedings of NordDesign 2024, Reykjavik, Iceland, 12–14 August 2024 Massachusetts Institute of Technology, United States of America Cambridge, MA, USA 2024 10.35199/NORDDESIGN2024.5
  3. Benefits of FPGAs over Other Options for AI and Machine Learning Available online: https://www.sundance.com/fpga-benefits/ (accessed on 14 May 2025)
  4. Papamichael M.K. Hoe J.C. Connect: Re-examining conventional wisdom for designing NOCs in the context of FPGAs Proceedings of the International Symposium on Field Programmable Gate Arrays Monterey, CA, USA 22–24 February 2012 10.1145/2145694.2145703
  5. AMD FPGAs Available online: https://www.amd.com/en/products/adaptive-socs-and-fpgas/fpga.html (accessed on 15 May 2025)
  6. FPGA Boards—A Smart Start to Powerful Solutions Available online: https://digilent.com/shop/fpga-boards (accessed on 15 May 2025)
  7. AMD Vivado™ Design Suite Available online: https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vivado.html (accessed on 15 May 2025)
  8. ASIC Design Flow in VLSI Engineering Services—A Quick Guide Available online: https://www.einfochips.com/blog/asic-design-flow-in-vlsi-engineering-services-a-quick-guide/ (accessed on 15 May 2025)
  9. Patterson D.A. Hennessy J.L. Computer Organization and Design—The Hardware/Software Interface: RISC-V Edition Morgan Kaufmann Publishers Inc. San Francisco, CA, USA 2017
  10. Stoyanov S. Kakanakov N. Marinova M. Secure Heterogeneous Architecture Based on RISC-V and Root-of-Trust Proceedings of the 24th International Conference on Computer Systems and Technologies Ruse, Bulgaria 16–17 June 2023 ACM International Conference Proceeding Series 19 23 10.1145/3606305.3606312
  11. Lestari D. Tama A. Karlina S. Sultan A. Tarwoto T. Factors Affecting Security Information Systems: Information Security, Threats and Cyber Attack, Physical Security, and Information Technology Int. J. Inform. Inf. Syst. 2024 7 16 21 10.47738/ijiis.v7i1.193
  12. Anoop M.S. Security Needs in Embedded Systems Cryptology ePrint Archive 2008 Available online: https://eprint.iacr.org/2008/198 (accessed on 3 July 2025)
  13. Mukhopadhyay D. Chakraborty R.S. Hardware Security: Design, Threats and Safeguards Chapman and Hall/CRC Press Boca Raton, FL, USA 2014
  14. Chen Y. Chen Y. Zhu M. Guo N. Data Security Isolation and Exchange for Smart Grid IOP Conf. Ser. Earth Environ. Sci. 2019 242 022039 10.1088/1755-1315/242/2/022039
  15. Privilege Level Available online: https://www.sciencedirect.com/topics/computer-science/privilege-level (accessed on 26 January 2024)
  16. Waterman A. Asanovic K. Hauser J. The RISC-V Instruction Set Manual Volume II: Privileged Architecture, Document Version 1.12-Draft RISC-V Foundation San Francisco, CA, USA 2022
  17. RISC-V Software Ecosystem Available online: https://tech.riscv.org/ecosystem/public/dashboard/9f6bf4ae-99bd-4717-b351-03465e8cf5f6 (accessed on 3 July 2025)
  18. IEEE Std 1800-2017 IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language IEEE Standards Association Corporate Advisory Group New York, NY, USA 2017
  19. 10 IoT Security Challenges and Solutions to Protect Your Devices Available online: https://www.linkedin.com/pulse/10-iot-security-challenges-solutions-protect-your-2023-jansasoy-/ (accessed on 24 July 2023)
  20. Chen C.-Y. Hasan M. Mohan S. Securing Real-Time Internet-of-Things Sensors 2018 18 4356 10.3390/s18124356 30544673
  21. Dhanda S.S. Singh B. Jindal P. Lightweight Cryptography: A Solution to Secure IoT Wirel. Pers. Commun. 2020 112 1947 1980 10.1007/s11277-020-07134-3
  22. Mishra P. Bhunia S. Tehranipoor M. Hardware IP Security and Trust Springer Cham, Switzerland 2017
  23. Heninger N. Introduction to Security: Isolation and Secure Design University of California San Diego, CA, USA 2021
  24. Rozic V. Yang B. Dehaene W. Verbauwhede I. Highly Efficient Entropy Extraction for True Random Number Generators on FPGAs Proceedings of the 52nd Annual Design Automation Conference San Francisco, CA, USA 7–11 June 2015 10.1145/2744769.2744852
  25. Cirne A. Sousa P.R. Resende J.S. Antunes L. Hardware Security for Internet of Things Identity Assurance IEEE Commun. Surv. Tutor. 2024 26 1041 1079 10.1109/COMST.2024.3355168
  26. About RISC-V Available online: https://riscv.org/ (accessed on 10 May 2025)

Issue

Engineering Proceedings, vol. 100, 2025, Switzerland, https://doi.org/10.3390/engproc2025100018

Вид: статия в списание, публикация в издание с импакт фактор, публикация в реферирано издание, индексирана в Scopus