Autors: Ibro, M. K., Marinova, G. I.
Title: FPGA Power Consumption Optimization Methods Analysis
Keywords: FPGA, power consumption methods, VHDL design, analysis

Abstract: This paper aims to provide an analysis and study of power consumption methods in FPGAs. Power consumption is important when designing energy-efficient, reliable, and cost-effective digital systems. As FPGAs are being used in applications in a wide range of industries, understanding and implementing power-efficient design strategies become increasingly important. For this purpose, we have used different VHDL designs, and the power optimization methods are implemented in Vivado. The VHDL designs tested, combinational and sequential, are different in components and complexity to analyze the impact of power optimization tools. This paper shows that for different implementations it is necessary to choose the appropriate power-optimizing method.

References

    Issue

    2023 IEEE 14th INTERNATIONAL CONFERENCE ON ELECTROMECHANICAL AND ENERGY SYSTEMS SIELMEN’2023, pp. 1-4, 2023, Romania, IEEE Xplore, DOI: 10.1109/SIELMEN59038.2023.10290793

    Copyright IEEE

    Цитирания (Citation/s):
    1. Tam S.Y., Sadiah S., Bin Marsono M.N., Rahman A.A.-H.A., Rusli M.S., Samain M.U.S., Processing-in-Memory (PIM) Architectures for Multiply-Accumulate (MAC) Operations in FPGA Implementation, 2025, Ece 2025 2025 2nd International Conference on Electronic and Computer Engineering, issue 0, pp. 36-40, DOI 10.1109/ECE67147.2025.11276427 - 2026 - в издания, индексирани в Scopus
    2. Sivanandam K., Sugan N., Vijay P., Yasvonth V.L., Optimized Arithmetic Architecture in Cryptographic Processor for IoT Embedded System, 2026, Proceedings of 8th International Conference on Intelligent Sustainable Systems Iciss 2026, issue 0, pp. 85-88, DOI 10.1109/ICISS67859.2026.11453836 - 2026 - в издания, индексирани в Scopus
    3. LIMEM I., BAZINE S., BEN ABDELALI A., A Survey of FPGA Floorplanning for Dynamic Partial Reconfiguration: From Heuristic Approaches to Autonomous AI-Driven Methods, 2026, International Journal of Advanced Computer Science and Applications, issue 4, vol. 17, pp. 967-975, DOI 10.14569/IJACSA.2026.0170493, issn 2158107X, eissn 21565570 - 2026 - в издания, индексирани в Scopus
    4. Babaiah Ch., Somasundri P., Palanimeera J., Kumar R., Kumar B., Upadhyay S., Real-Time Product Dispensing System with FPGA, 2026, 2026 IEEE International Conference for Convergence in Computing Technology I3ctcon 2026, issue 0, DOI 10.1109/I3CTCON68242.2026.11507957 - 2026 - в издания, индексирани в Scopus
    5. Li C., Lai J.C.S., Oberst S., Real-time recurrence plot and quantification analysis on FPGA for embedded nonlinear dynamics, 2026, European Physical Journal Special Topics, issue 0, DOI 10.1140/epjs/s11734-026-02434-4, issn 19516355, eissn 19516401 - 2026 - в издания, индексирани в Scopus
    6. Tharun N., Chiluka S., Optimized FPGA Vending Machine with Advanced User Interaction, 2026, Aip Conference Proceedings, issue 1, vol. 3418, DOI 10.1063/5.0342019, issn 0094243X, eissn 15517616 - 2026 - в издания, индексирани в Scopus
    7. Zhu Y., Liu L., A survey of post-quantum cryptographic chips: Current status, challenges, and future directions, 2026, Security and Safety, issue 0, vol. 5, DOI 10.1051/sands/2026001, issn 20972121, eissn 28261275 - 2026 - в издания, индексирани в Scopus

    Вид: публикация в международен форум, публикация в реферирано издание, индексирана в Scopus