Autors: Stoyanov, S. I., Kakanakov, N. R., Marinova, M. P.
Title: Secure Heterogeneous Architecture based on RISC-V and root-of-trust
Keywords: Security and privacy, Security in hardware, Hardware securit

Abstract: This paper describes the architecture and development of a secure heterogeneous RISC-V system with protection dedicated core that provides hardware mechanisms for establishing root-of-trust, monitoring and controlling the execution of the rest of the cores in the system. The focus is on the security core which serves as control unit for the rest of the computational processors.

References

    Issue

    CompSysTech '23, pp. 19–23, 2023, Bulgaria, Association for Computing Machinery, New York, NY, USA, DOI 10.1145/3606305.3606312

    Цитирания (Citation/s):
    1. Dakić, V., Mršić, L., Kunić, Z., Đambić, G., "Evaluating ARM and RISC-V Architectures for High-Performance Computing with Docker and Kubernetes", (2024) Electronics (Switzerland), 13 (17), art. no. 3494, DOI: 10.3390/electronics13173494, ISSN: 20799292 - 2024 - в издания, индексирани в Scopus и/или Web of Science
    2. Perkins G., Macht B., Ritzdorf L., Crane T.R., Lameres B., Izurieta C., Reinhold A.M., SoK: Trusted Execution in SoC-FPGAs, 2025, 2025 Intermountain Engineering Technology and Computing Ietc 2025, issue 0, DOI 10.1109/IETC64455.2025.11039468 - 2025 - в издания, индексирани в Scopus
    3. Kannaiah K., Jogi S., Reddy B.N.K., Adaptive Hardware-Assisted Data-Flow Integrity for Secure RISC-V IoT Devices, 2026, Proceedings of the National Academy of Sciences India Section A Physical Sciences, issue 0, DOI 10.1007/s40010-026-01157-4, issn 03698203, eissn 22501762 - 2026 - в издания, индексирани в Scopus

    Вид: пленарен доклад в международен форум, публикация в реферирано издание, индексирана в Scopus