Autors: Angelov, G. V., Nikolov, D. N., Hristov, M. H.
Title: Technology and Modeling of Nonclassical Transistor Devices
Keywords: High carrier mobility, Multiple gate transistors, Non-classi

Abstract: This paper presents a comprehensive outlook for the current technology status and the prospective upcoming advancements. VLSI scaling trends and technology advancements in the context of sub-10-nm technologies are reviewed as well as the associated device modeling approaches and compact models of transistor structures are considered. As technology goes into the nanometer regime, semiconductor devices are confronting numerous short-channel effects. Bulk CMOS technology is developing and innovating to overcome these constraints by introduction of (i) new technologies and new materials and (ii) new transistor architectures. Technology boosters such as high-k/metal-gate technologies, ultra-thin-body SOI, Ge-on-insulator (GOI), AIII-BV semiconductors, and band-engineered transistor (SiGe or Strained Si-channel) with high-carrier-mobility channels are examined..

References

    Issue

    Journal of Electrical and Computer Engineering Open Access, vol. Volume 2019, 2019, pp. Article number 4792461, 2019, Iran, Hindawi Limited, DOI 10.1155/2019/4792461

    Цитирания (Citation/s):
    1. Abdul-Kadir, F.N., Mohammad, K.K. & Hashim, Y. 2020, "Investigation and design of ion-implanted MOSFET based on (18 nm) channel length", Telkomnika (Telecommunication Computing Electronics and Control), vol. 18, no. 5, pp. 2635-2641. - 2020 - в издания, индексирани в Scopus и/или Web of Science
    2. Atalla, Y., Hashim, Y., Ghafar, A.N.A. & Jabbar, W.A. 2020, "Temperature characteristics of FinFET based on channel fin width and working voltage", International Journal of Electrical and Computer Engineering, vol. 10, no. 6, pp. 5650-5657. - 2020 - в издания, индексирани в Scopus и/или Web of Science
    3. Dargar, A. & Srivastava, V.M. 2021, "Thickness modeling of short-channel cylindrical surrounding double-gate mosfet at strong inversion using depletion depth analysis", Micro and Nanosystems, vol. 13, no. 3, pp. 319-325. - 2021 - в издания, индексирани в Scopus и/или Web of Science
    4. Hashim, Y. & Shakib, M.N. 2020, "A new factor for fabrication technologies evaluation for silicon nanowire transistors", Telkomnika (Telecommunication Computing Electronics and Control), vol. 18, no. 5, pp. 2597-2605. - 2020 - в издания, индексирани в Scopus и/или Web of Science
    5. Jakhar, P., Kumar, A., Das, M. & Rajagopalan, P. 2021, Various aspects of mosfet technology for 5g communications. - 2021 - в издания, индексирани в Scopus и/или Web of Science
    6. Shafi, N., et al. "Virtually Doped Schottky Buried Metal Layer Planar Junctionless FET for SCE Suppression at Sub-28nm Technology Nodes: Design, Simulation and Performance Investigation." Silicon, 2021. SCOPUS, www.scopus.com, doi:10.1007/s12633-021-01242-w. - 2021 - в издания, индексирани в Scopus и/или Web of Science
    7. Peranantham, P. & Jeyachandran, Y.L. 2021, "Sub-2 nm boron doping in silicon using novel ultra-thin SiO2film produced by sol-gel dip coating as a capping layer", Semiconductor Science and Technology, vol. 36, no. 7. - 2021 - в издания, индексирани в Scopus и/или Web of Science
    8. D. Singh, S. Chaudhary, B. Dewan, and M. Yadav, “Performance investigation of stacked-channel junctionless Tri-Gate FinFET 8T-SRAM cell,” Engineering Research Express, vol. 6, no. 1, p. 015305, Feb. 2024, doi: 10.1088/2631-8695/ad257b. - 2024 - в издания, индексирани в Scopus и/или Web of Science
    9. D. P. Singh, S. Chaudhary, B. Dewan, and M. Yadav, “Impact of Temperature and Process Corners on Read Bit Line of 8T-SRAM Cell for NOR, NAND Operations,” IETE Journal of Research, pp. 1–12, Oct. 2024, doi: 10.1080/03772063.2024.2413862. - 2024 - в издания, индексирани в Scopus
    10. Y. P. Pundir, A. Bisht, and P. K. Pal, “Performance Analysis of Nanosheet Transistors for Analog ICs,” in Advanced Nanoscale MOSFET Architectures: Current Trends and Future Perspectives, 2024, pp. 221–253. doi: 10.1002/9781394188970.ch11. - 2024 - в издания, индексирани в Scopus и/или Web of Science
    11. D. Singh, H. Chordiya, R. Chaudhary, and M. Yadav, “Performance Analysis of FinFET based Operational Amplifier at 20 nm gate Length,” 2024 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI). IEEE, Mar. 14, 2024. doi: 10.1109/iatmsi60426.2024.10503453. - 2024 - в издания, индексирани в Scopus и/или Web of Science
    12. S. Yun, H. Wang, M. Tom, F. Ou, G. Orkoulas, and P. D. Christofides, “Multiscale CFD Modeling of Area-Selective Atomic Layer Deposition: Application to Reactor Design and Operating Condition Calculation,” Coatings, vol. 13, no. 3. MDPI AG, p. 558, Mar. 05, 2023. doi: 10.3390/coatings13030558. - 2023 - в издания, индексирани в Scopus и/или Web of Science
    13. D. Singh, P. Yadav, and M. Yadav, “A 2-bit Multiplication Operation using Si-SiGe-Si Channel FinFET 8T-SRAM Cell,” 2023 IEEE International Symposium on Smart Electronic Systems (iSES). IEEE, pp. 109–114, Dec. 18, 2023. doi: 10.1109/ises58672.2023.00032. - 2023 - в издания, индексирани в Scopus и/или Web of Science
    14. D. Singh, S. Chaudhary, B. Dewan, and M. Yadav, “A Junctionless Tri-Gate SOI FinFET 8T-SRAM Cell with improved Noise Margin,” 2023 IEEE Silchar Subsection Conference (SILCON). IEEE, pp. 1–5, Nov. 03, 2023. doi: 10.1109/silcon59133.2023.10404323. - 2023 - в издания, индексирани в Scopus и/или Web of Science
    15. N. Yadav, S. Jadav, and G. Saini, “Impact of Gate Length and Doping Variation on the DC and Analog/RF Performance of sub - 3nm Stacked Si Gate-All-Around Nanosheet FET,” Silicon, vol. 15, no. 1. Springer Science and Business Media LLC, pp. 217–228, Jul. 14, 2022. doi: 10.1007/s12633-022-01989-w. - 2023 - в издания, индексирани в Scopus и/или Web of Science
    16. W. Liu, T.-K. Chiang, Y. Yan, and J. J. Liou, “Analytical subthreshold current model of the dual-material tri-gate (DMTG) MOSFET and its application for subthreshold logic gate,” Engineering Research Express, vol. 4, no. 4. IOP Publishing, p. 045016, Nov. 07, 2022. doi: 10.1088/2631-8695/ac9e8d. - 2022 - в издания, индексирани в Scopus и/или Web of Science
    17. Ortiz-Conde A., Silva V.C.P., Agopian P.G.D., Martino J.A., Garcia-Sanchez F.J., Some considerations about Lambert W function-based nanoscale MOSFET charge control modeling, 2025, Solid-State Electronics, issue 0, vol. 225, DOI 10.1016/j.sse.2025.109080, issn 00381101 - 2025 - в издания, индексирани в Scopus
    18. Patil C.S., Ghode S.B., Kim J., Kamble G.U., Kundale S.S., Mannan A., Ko Y., Noman M., Saqib Q.M., Patil S.R., Bae S.Y., Kim J.H., Park J.H., Bae J., Neuromorphic devices for electronic skin applications, 2025, Materials Horizons, issue 7, vol. 12, pp. 2045-2088, DOI 10.1039/d4mh01848f, issn 20516347, eissn 20516355 - 2025 - в издания, индексирани в Scopus
    19. Qin L., Wang L., Two-Dimensional Materials, the Ultimate Solution for Future Electronics and Very-Large-Scale Integrated Circuits, 2025, Nano-Micro Letters, issue 1, vol. 17, DOI 10.1007/s40820-025-01769-2, issn 23116706, eissn 21505551 - 2025 - в издания, индексирани в Scopus

    Вид: публикация в международен форум, публикация в издание с импакт фактор, публикация в реферирано издание, индексирана в Scopus