

# Study of the factors influencing power consumption of FPGA-based designs

Galia MARINOVA\* and Zdravka TCHOBANOVA\*

\* Technical University of Sofia, Department of Technology and management of electronic circuits,  
Sofia 1000, Bulgaria,  
8 Kl. Ohridski Blvd., Bl. 1, E-mail: {gim, z.chobanova}@tu-sofia.bg

---

**Abstract.** The paper presents results from the study of power consumption of basic designs on FPGA with different vhdl descriptions, different elaborated and synthesized structures and realized on different devices. The study is performed for 4 different vhdl descriptions (behavioral and structural) of 4-bit comparator and further realization of Xilinx FPGA circuits from the family Artix-7, Zynq 7000 all programmable System-on-a-chip (SoC) or on the Xilinx board Zedboard. The Xilinx software Vivado 2014 is used and the function Power report is used for power consumption study. Power consumption is sensitive to factors enumerated, for the 4-bit comparator studied it goes to 29% increase of dynamic power and it shows that low-power design on FPGA should start with low power design of very basic structures as combinatorial logic circuits.

**Изследване на факторите влияещи на консумацията на проекти реализирани върху програмируеми схеми FPGA (Галия Маринова, Здравка Чобанова).** Статията представя резултати от изследването на консумираната мощност за базисни проекти, реализирани върху програмируеми схеми FPGA, основани на различни описания на vhdl кода (поведенчески и структурни), различни логически и синтезирани структури и реализирани върху различни устройства. Изследването е направено за 4 различни описания на vhdl кода на 4-битов компаратор и последващата им реализация върху Xilinx FPGA схеми от фамилията Artix-7, Zynq 7000 напълно програмируеми системи-върху чип (SoC) или върху платката на Xilinx Zedboard. Софтуерът за цифрово проектиране на Xilinx Vivado 2014 е използван и резултатите за изследваната мощност на всяка проектна реализация са получени с опцията Power report. Изследването показва, че консумираната енергия зависи от изброените по-горе фактори, за изследвания 4-битов компаратор се получава до 29% нарастване на изразходваната динамична мощност, следователно проектирането върху FPGA за ниска консумация би трябвало да започне с проектиране на базисни структури като комбинационните логически схеми с ниска консумация.

---

## 1. Introduction

The paper presents the results of a research, part of a doctoral project in Technical University-Sofia on design technics for green telecommunications. An overview on green communications is presented in [1] and some results of power consumption power estimation on FPGA and USRP-based platforms are presented in [2]. As noticed in [5] FPGA are 12 times less power efficient than ASICs because of the large

number of transistors per logic function necessary for programming. Dynamic power is predominant in CMOS based devices - CPLD, FPGA, digital ASICs and it's a sum of switching power due to charging and discharging of output capacitance and short circuit power due to non-zero rise/fall times. It can be calculated using the formula [4]:

$$(1) \quad P_{dyn} = \left( \frac{1}{2} C.V^2 + Q_{short-circuit} V \right) \cdot f,$$

where  $P_{dyn}$  - dynamic power  $C$  – load capacitance,  $V$ - power supply voltage,  $f$  - switching frequency,  $Q_{short-circuit}$  - short-circuit charge.

The average power consumption in an FPGA can be calculated using the formula:

$$(2) P_{avg} = \frac{1}{2} \sum_{i=1}^n C_i f_i V^2,$$

where  $P_{avg}$  - average value of dynamic power dissipation,  $C_i$  – capacitance of the net  $i$ ,  $V$ -power supply voltage,  $f_i$  - average switching frequency,  $n$ - number of nets.

Recently different studies are performed in order to model and reduce power consumption in FPGAs, as shown in the overview from [3]. Dynamic power consumption is architecture dependant [6], data dependant, hardware description language (HDL) code dependant [5]. Different techniques are proposed to reduce dynamic power on clock scheme, logic power, RAM power, I/O power by optimal selection of adder and multiplier blocks, counters, FSMs, general glitch reduction techniques on logic, rearranging the logic partitioning, etc.

Authors of [5] study 2 HDL codes of a 4-bit unsigned up counter with asynchronous clear and clock enable on Xilinx Virtex-6 FPGA - the first code maps the clock enable signal to LUTs and the second maps it to the control ports and they obtain 6% of power consumption reduction in the first design. The study in the current paper is focused on the influence of vhdl codes of combinatorial circuits designs implemented in Xilinx FPGAs on their power consumption and the impact of FPGA device on the power consumption of the design. The design studied is a 4-bit comparator and the simulator used is Vivado 2014.

## 2. Study of the influence of the VHDL description on power consumption of FPGA-based designs

Four different vhdl descriptions of a four-bit comparator are studied for power consumption in this section. The entities (ekv1, ekv2, ekv3, ekv4) of the 4-bit comparator, described in vhdl are identical for the 4 different architectures:

entity ekv1 is

Port ( a : in STD\_LOGIC\_VECTOR (0 to 3);

b : in STD\_LOGIC\_VECTOR (0 to 3);

a\_eq\_b : out bit);

end ekv1;

Table 1 shows the 4 different vhdl codes of the 4 different architectures for the 4-bit comparator, implemented on ZedBoard with circuit Zynq™-7000 SoC XC7Z020-CLG484-1 [8]. The behavioural simulation of the designs, obtained in VIVADO 2014 is presented on Fig. 1.




Fig.1. Simulation of 4-bit comparator in Vivado 2014.

For each description elaborated and synthesized designs are obtained with the options **Implemented design > Report power** in VIVADO 2014, as shown in Table 1. The numbers of cells and nets differ for each description: (1 Cell, 9 Nets), (8 Cells, 16 Nets), (1 Cell, 9 Nets), (5 Cells, 13 Nets) for the elaborated designs and (6 Cells, 4 Nets), (11 Cells, 19 Nets), (11 Cells, 19 Nets) for the synthesized designs. The basic elements of the synthesized designs are 1 LUT3 and 1 LUT6 and different buffers. The first 3 vhdl descriptions are behavioral and the forth description is structural. The on-chip power of the first 3 descriptions has very close values and structure for total power, dynamic power, static power, power dissipation in signals, logic and I/Os. The structural description leads to 29% larger total on-chip power consumption and different repartition of the on-chip power 71% dynamic power/ 29% static power compared to 63% dynamic power/ 37% static power in the 3 designs with behavioral architectures. Power dissipation in Logics stays almost invariant in all 4 designs - with a value of 0.03-0.04 W or 2% of the total on-chip power for behavioral descriptions and 1% for structural description. I/O power increases with 13% in the design with structural description. The largest difference is in the values of power for signals where the increase for structural description is 4.29 times compared to behavioral descriptions. The static power consumption stays almost unchanged as a value - 0.122-0.123 W and it's 37% of total on-chip power for behavioral descriptions and 29% of total on-chip power for structural description. This study shows vhdl description of a design - behavioral or structural, influence the dynamic power consumption of the corresponding design and almost not the static power consumption. The most influenced elements of









**Table 1**

*Power consumption of a 4-bit comparator project on XILINX FPGA, designed from different VHDL descriptions*

VHDL code	Elaborated design	Synthesized design	On-chip Power
<pre> architecture Behavioral of ekv1 is begin process (a,b) begin if a=b then a_eq_b&lt;='1'; else a_eq_b&lt;='0'; end if; end process; end Behavioral; </pre>	<p>1 Cell 9 Nets</p>	<p>6 Cells 4 Nets</p>	<p>On-Chip Power</p> <ul style="list-style-type: none"> <li>Dynamic: 0.206 W (63%)</li> <li>Static: 0.122 W (37%)</li> <li>Logic: 0.003 W (2%)</li> <li>Signals: 0.021 W (10%)</li> <li>I/O: 0.181 W (88%)</li> </ul> <p><b>Total On-Chip Power: 0.328 W</b>  <b>Junction Temperature: 28.8 °C</b>  Thermal Margin: 56.2 °C (4.7 W)  Effective <math>\delta</math>JA: 11.5 °C/W  Power supplied to off-chip devices: 0 W</p>
<pre> architecture Behavioral of ekv2 is begin a_eq_b&lt;= not((a(0)xor b(0))or (a(1)xor b(1))or (a(2)xor b(2))or (a(3)xor b(3))); end Behavioral; </pre>	<p>8 Cells 16 Nets</p>	<p>11 Cells 19 Nets</p>	<p>On-Chip Power</p> <ul style="list-style-type: none"> <li>Dynamic: 0.207 W (63%)</li> <li>Static: 0.122 W (37%)</li> <li>Logic: 0.004 W (2%)</li> <li>Signals: 0.021 W (10%)</li> <li>I/O: 0.181 W (88%)</li> </ul> <p><b>Total On-Chip Power: 0.329 W</b>  <b>Junction Temperature: 28.8 °C</b>  Thermal Margin: 56.2 °C (4.7 W)  Effective <math>\delta</math>JA: 11.5 °C/W</p>
<pre> architecture Behavioral of ekv3 is begin a_eq_b&lt;= '1' when (a=b) else '0'; end Behavioral; </pre>	<p>1 Cell 9 Nets</p>	<p>11 Cells 19 Nets</p>	<p>On-Chip Power</p> <ul style="list-style-type: none"> <li>Dynamic: 0.206 W (63%)</li> <li>Static: 0.122 W (37%)</li> <li>Logic: 0.003 W (2%)</li> <li>Signals: 0.021 W (10%)</li> <li>I/O: 0.181 W (88%)</li> </ul> <p><b>Total On-Chip Power: 0.328 W</b>  <b>Junction Temperature: 28.8 °C</b>  Thermal Margin: 56.2 °C (4.7 W)  Effective <math>\delta</math>JA: 11.5 °C/W</p>
<pre> architecture Structural of ekv4 is component xor2 port (a,b:in std_logic; q:out std_logic); end component; component nor4 port (a,b,c,d:in std_logic; qn:out std_logic); end component; signal c:STD_LOGIC_VECTOR (0 to 3); begin x0: xor2 port map(a(0),b(0),c(0)); x1: xor2 port map(a(1),b(1),c(1)); x2: xor2 port map(a(2),b(2),c(2)); x3: xor2 port map(a(3),b(3),c(3)); a1: nor4 port map (c(0),c(1),c(2),c(3), a_eq_b); end Structural; </pre>	<p>5 Cells 13 Nets</p>	<p>11 Cells 19 Nets</p>	<p>On-Chip Power</p> <ul style="list-style-type: none"> <li>Dynamic: 0.299 W (71%)</li> <li>Static: 0.123 W (29%)</li> <li>Logic: 0.004 W (1%)</li> <li>Signals: 0.090 W (30%)</li> <li>I/O: 0.205 W (69%)</li> </ul> <p><b>Total On-Chip Power: 0.423 W</b>  <b>Junction Temperature: 29.9 °C</b>  Thermal Margin: 55.1 °C (4.6 W)  Effective <math>\delta</math>JA: 11.5 °C/W</p>

**Table 2**

*Power consumption estimation of a design implemented on different XILINX FPGAs*

FPGA	Synthesized design	On-chip power
xa7a35tcbpg236-2I (active), Family Artix-7		<p>On-Chip Power</p>  <p><b>Total On-Chip Power: 0.277 W</b>  <b>Junction Temperature: 26.4 °C</b>  Thermal Margin: 73.6 °C (14.6 W)  Effective <math>\delta</math>JA: 5.0 °C/W</p>
xc7a35tcbpg236-3 (active) Family Artix-7		<p>On-Chip Power</p>  <p><b>Total On-Chip Power: 0.37 W</b>  <b>Junction Temperature: 26.8 °C</b>  Thermal Margin: 73.2 °C (14.5 W)  Effective <math>\delta</math>JA: 5.0 °C/W</p>
xc7z010clg225-3 (active), Family Zynq 7000 all programmable SoC		<p>On-Chip Power</p>  <p><b>Total On-Chip Power: 0.37 W</b>  <b>Junction Temperature: 26.8 °C</b>  Thermal Margin: 73.2 °C (14.5 W)  Effective <math>\delta</math>JA: 5.0 °C/W</p>
ZedBoard with circuit Zynq™- 7000 SoC XC7Z020-CLG484-1		<p>On-Chip Power</p>  <p><b>Total On-Chip Power: 0.328 W</b>  <b>Junction Temperature: 28.8 °C</b>  Thermal Margin: 56.2 °C (4.7 W)  Effective <math>\delta</math>JA: 11.5 °C/W  Power supplied to off-chip devices: 0 W</p>

power are signals and I/Os. Power consumption of logic is slightly affected by the description. These results show also that even at the very early stage of the design for basic combinatorial circuits it's worth to select a low power vhdl description, to help at further stages the low power design of a more complicated system on FPGA.

### 3. Study on the influence of device selection on the power consumption of FPGA-based design

In this section the influence of device selected for a design is studied. The 4-bit comparator `ekv1` with the first behavioural description from Table 1 is implemented on 4 different Xilinx FPGAs: 2 from the family Artix-7 [7]: `xa7a35tcbpg236-2I` and `xc7a35tcbpg236-3` and 2 from the family Zynq™-7000 - the first one is `xc7z010clg225-3` and the second one is `XC7Z020-CLG484-1` on Zedboard [8].

The vhdl description of the architecture used is:

```
architecture Behavioral of ekv1 is  
begin  
  comp: process (a,b)  
    begin  
    if a=b then a_eq_b<='1';  
    else a_eq_b<='0'; end if;  
  end process comp;  
end Behavioral;
```

Table 2 presents the synthesized designs for each device and the data for powers consumption.

The total on-chip power is lower for the device xa7a35tcbg236-2I - 0.277 W and it's higher for xc7a35tcbg236-3 and xc7z010clg225-3 - 0.37 W, which results in 34% difference.

All 4 implementations have different repartitions between dynamic and static power:74% - 26% for xa7a35tcbg236-2I , 81% - 19% for xc7a35tcbg236-3 and xc7z010clg225-3, 63%-37% for Zedboard. Static power for the devices xa7a35tcbg236-2I, xc7a35tcbg236-3 and xc7z010clg225-3 is identical - 0.071 W, but for Zedboard it's 0.122 W, which is 72% larger.

Dynamic power in xa7a35tcbg236-2I and Zedboard is 0.206 W and in xc7a35tcbg236-3 and xc7z010clg225-3 it's 0.299 W, which is 45% larger.

Dynamic power in Logic is almost identical in 4 devices 0.03-0.4 W (1-2%).

Power in I/Os for xa7a35tcbg236-2I and Zedboard is 0.181 W and in xc7a35tcbg236-3 and xc7z010clg225-3 it's 0.205 W, which represents 13% of increase.

Power consumption for signals has the most significant increase for xc7a35tcbg236-3 and xc7z010clg225-3 is 4.29 times, compared to xa7a35tcbg236-2I and Zedboard.

These data show that the selection of the device for implementation of a design has a serious impact on its power consumption, both dynamic and static, and it has to be taken in consideration. As in previous section, the largest differences are in power consumption for signals and there are very slight or null difference for power consumption in logic.

#### 4. Conclusion

The study performed on the impact of different

vhdl description (and corresponding elaborated and synthesized schematics) of a design, show that the description might strongly increase the power consumption. The design with structural description of a 4-bit comparator implemented on Zedboard shows 29% larger consumption compared to 3 other behavioral descriptions. Static power consumption of the 4-bit comparator is almost not affected by the vhdl description.

The repartition of power consumption depends both from the vhdl description and from the device on which the 4-bit comparator is implemented. The power consumption for signals is the most sensible to different vhdl descriptions and different devices and it goes to 4.29 times of difference. Dynamic power consumption for logic seems the least sensible to vhdl description code and to device selection. Power in I/Os varies with about 13% depends of the vhdl code description and device selection for a given design.

The results from this study show that even for combinatorial circuits the type of vhdl code description has important influence on power consumption. Structural description might increase the power consumption. So, when a more complicated design is planned, the basic structures should be designed initially for low power, in order to achieve lower power consumption of the final complex design. On the other side the type of device selected for a design is also influencing the power consumption, so it would be considered at the early stage of the design, when basic structures are described and tested.

Further research is foreseen on clock-driven designs as random bit and number generators.

#### Acknowledgements

The research described in the paper is partly supported by Project №162PD0020-07 in Technical University – Sofia.

#### REFERENCES

[1] Tchobanova Z., G. Marinova, Telecommunication system for green economic – a survey, XXIV TELECOM'2016, 27-28 October, NSTC, Sofia, Bulgaria, pp.177-186, ISSN:1314-2690

[2] Marinova G, Z. Tchobanova, Circuit Design for Green Communications – Methods, Tools and Examples., Proc. of the 5<sup>th</sup> UBT Annual Int. Conf. on Business, Technology and Innovation, Chapter: Computer Science and Communication Engineering, Durres, Albania, 28-30 October 2016, ISBN 978-9951-437-46-2, pp.27-37

[3] Grover N., M.K.Soni, Reduction of Power Consumption in FPGAs – An Overview, Int. J. Information Engineering and Electronic Business, 2012, 5, pp.50-69, DOI:10.5815/ijieeb.2012.0507

[4] Ibro M., L. Karcana, Models for reducing power consumption in CPLD and FPGA devices, Proc. of the 5<sup>th</sup> UBT Annual Int. Conf. on Business, Technology and Innovation, Chapter: Mechatronics, Sciences in Energy Efficiency Engineering, System Engineering and Robotics, Durres, Albania, 28-29 October 2016, ISBN 978-9951-437-51-6, pp.12-19

[5] Pandey B., Pattanaik M.: Low Power VLSI Circuit Design with Efficient HDL Coding, Communication Systems and Network Technologies (CSNT), 2013 International Conference on, 6-8 April (2013) pp. 698-705

[6] Li F., D. Chen, L. He, J. Cong, Architecture Evaluation for Power-Efficient FPGAs, FPGA'03, February 23-25, 2003, Monterey, California, USA., pp.175-184

[7] XILINX ARTIX-7 FPGAS: New Performance and Bandwidth Standards for Power-Limited, Cost-Sensitive Markets

<https://www.xilinx.com/support/documentation/product-briefs/artix7-product-brief.pdf>

[8] ZedBoard (Zynq™ Evaluation and Development) Hardware User's Guid,  
[http://zedboard.org/sites/default/files/documentations/ZedBoard\\_HW\\_UG\\_v2\\_2.pdf](http://zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf)